Key words
Objectives
Topics
1. Register transfers and datapaths
2. Sequencing and control
3. Memories
4. A processor Architecture
5. VHDL-implementation of a processor
6. Combinatoric optimalisation of reconfigurable hardware
7. Datapath optimalisation and dataflowgraphs (DFGs)
8. Testability
Prerequisites
Final Objectives
Materials used
Study costs
Study guidance
Teaching Methods
Assessment
Lecturer(s)
|
|
